

Field Support Offices

EAST

* 500 Office Center
Fort Washington Ind. Park
Fort Washington, Pennsylvania 19034
315/628-6050

* 60 Turner Street
Waltham, Massachusetts 02154
617/899-9107

* Exchange Bank Building
1111 North Westshore Blvd
Suite 414
Tampa, Florida 33607
813/876-1304

* 34 West Putnam
2nd Floor
Greenwich, Conn. 06830
203/622-0955

CENTRAL

* 701 East Irving Park Blvd
Suite 206
Roseville, Illinois 60173
312/529-3993

* 100 Edine Ind. Blvd
Edine, Minnesota 56436
612/835-7353

* 228 Byers Road
Suite 105
Miamisburg, Ohio 45342
513/866-3405

WEST

* 12870 Skyway Circle
Suite 107
Irvine, California 92714
714/549-0397

* 13300 Branchview Lane
Farmers Branch, Texas 75234
214/243-1017

* 7025 Gateway Place
Suite 768
San Jose, California 95011
408/287-5081

* 8878 North Central Avenue
Suite 201
Phoenix, Arizona 85020
602/997-7573

* Offices that offer Field Application Engineering assistance.

Technical data is also available from your local MOSTEK representative or distributor. Please call!!

MOSTEK®
Z80-F8[®] Covering the full
3870 spectrum of
microcomputer
applications.

1215 W Crosby Rd • Carrollton, Texas 75006 • 214/242-0444
In Europe contact MOSTEK GmbH • Talstrasse 172
D 7024 Filderstadt-1 W Germany • Telex (0711) 701096

Mostek reserves the right to make changes in specifications at any time and without notice. The information furnished by Mostek in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Mostek for its use nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Mostek.



PRINTED IN USA February 1978
Publication No. MK78518

Copyright 1978 by Mostek Corporation
All rights reserved

MOSTEK®

Z80 MICROCOMPUTER SYSTEM

Micro-Reference Manual



Z80-CPU REGISTER CONFIGURATION

SUMMARY OF FLAG OPERATION

Instruction	D7				D0				Comments
	S	Z	H	P/V	N	C			
ADD A, ADD A, i	1	1	X	1	X	V	0	1	8 bit add or add with carry
SUB i, SUB A, i, CP i, NEG	1	1	X	1	X	V	1	1	8 bit subtract, subtract with carry, compare and negate accumulator
AND i	1	1	X	1	X	P	0	0	Logical operations
OR i, XOR i	1	1	X	0	X	P	0	0	
INC i	1	1	X	1	X	V	0	0	8 bit increment
DEC i	1	1	X	1	X	V	1	0	8 bit decrement
ADD DD, SS	0	0	X	X	X	0	1	1	16 bit add
ADC HL, SS	1	1	X	X	X	V	0	1	16 bit add with carry
SBC HL, SS	1	1	X	X	X	V	1	1	16 bit subtract with carry
RLA, RLC, RRA, RRC	0	0	X	0	X	0	1	1	Rotate accumulator
RLC, RLC, RAL, RAL	1	1	X	0	X	P	0	1	Rotate and shift locations
SRA, SRA, SRL, SRL	1	1	X	0	X	P	0	0	
RLD, RRD	1	1	X	0	X	P	0	0	Rotate digits left and right
DAA	1	1	X	1	X	P	0	1	Decimal adjust accumulator
CPL	0	0	X	1	X	0	1	0	Complement accumulator
SCF	0	0	X	0	X	0	0	1	Set carry
CCF	0	0	X	X	X	0	1	0	Complement carry
INr, OUT	1	1	0	X	P	0	0	0	Input/output instructions
INI, IND, OUTI, OUTD	X	1	X	X	X	X	1	0	Block input and output
INIR, INDIR, OTIR, OTDR	X	1	X	X	X	X	1	1	Z = D if B ≠ 0 otherwise Z = 1
LDI, LDD	X	X	X	0	X	1	0	0	Block transfer instructions
LDIR, LDDR	X	X	X	0	X	0	0	0	P/V = 1 if BC ≠ 0, otherwise P/V = 0
CPI, CPIR, CPD, CPDR	X	1	X	X	X	1	1	0	Block search instructions
									Z = 1 if A = (HLL), otherwise Z = 0
									P/V = 1 if BC ≠ 0, otherwise P/V = 0
LD A, i, LDA, R	1	1	X	0	X	IFF	0	0	The content of the interrupt enable flip flop (IFF) is copied into the P/V flag
BIT b, i	X	1	X	1	X	X	0	0	The state of bit b at location i is copied into the Z flag

The following notation is used in this table

Symbol	Operation
C	Carry/Link flag. C=1 if the operation produced a carry from the MSB of the operand or result
Z	Zero flag. Z=1 if the result of the operation is zero.
S	Sign flag. S=1 if the MSB of the result is one
P/V	Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, P/V=1 if the result of the operation is even, P/V=0 if result is odd. If P/V holds overflow, P/V=1 if the result of the operation produced an overflow
H	Half carry flag. H=1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accumulator
N	Add/Subtract flag. N=1 if the previous operation was a subtract
	H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction using operands with packed BCD format
I	The flag is affected according to the result of the operation.
•	The flag is unchanged by the operation
0	The flag is reset by the operation
1	The flag is set by the operation
X	The flag is a "don't care"
V	P/V flag affected according to the overflow result of the operation
P	P/V flag affected according to the parity result of the operation
r	Any one of the CPU registers A, B, C, D, E, H, L
i	Any 8 bit location for all the addressing modes allowed for the particular instruction
16	Any 16 bit location for all the addressing modes allowed for that instruction
u	Any one of the two index registers IX or IY
R	Refresh counter
n	8 bit value in range <0, 255>
nm	16 bit value in range <0, 65535>

8-BIT LOAD GROUP 'LD'

DESTINATION		SOURCE																	
		IMPLIED		REGISTER								REG INDIRECT				INDEXED		EXT. ADDR	
		I	R	A	S	C	D	E	H	L	(HL)	(BC)	(DE)	(IX+0)	(IX+1)	(IX+2)	(IX+3)	(nn)	(nn)
REGISTER	A	E0	E0	7F	7B	7B	7A	7C	7C	7D	7E	0A	1A	00	F0	3A	3E		
	B	57	5F											00	F0				
	C			47	40	41	42	43	44	45	46			00	F0			06	
	D			4F	48	49	4A	4B	4C	4D	4E			00	F0			0E	
	E													00	F0				
	H													00	F0				
REG INDIRECT	L			6F	68	69	6A	6B	6C	6D	6E			00	F0			2E	
	(HL)			77	70	71	72	73	74	75								3E	
	(BC)			02															
	(DE)			12															
	(IX+0)			00	00	00	00	00	00	00	00							00	
	(IX+1)			77	70	71	72	73	74	75								3E	
EXT. ADDR	(nn)			32															
	1			E0															
	R			4F															

8-BIT LOAD GROUP

Mnemonic	Symbolic Operation	Flags						Op-Code		No. of Bytes	No. of M. Cycles	No. of T. Stages	Comments
		S	Z	H	P/V	N	C	76 543 210	Hex				
LD r, i	r ← i	•	•	X	•	X	•	01 i i		1	1	4	r, i Reg
LD r, n	r ← n	•	•	X	•	X	•	00 r 110		2	2	7	000 B
								— n —					001 C
LD r, (HL)	r ← (HL)	•	•	X	•	X	•	01 r 110		1	2	7	010 D
LD r, (IX+0)	r ← (IX+0)	•	•	X	•	X	•	11 011 101	DD	3	5	16	011 E
								01 r 110					100 H
								— d —					101 L
LD r, (IY+0)	r ← (IY+0)	•	•	X	•	X	•	11 111 101	FD	3	5	19	111 A
								01 r 110					
								— d —					
LD (HL), r	(HL) ← r	•	•	X	•	X	•	01 110 r		1	2	7	
LD (IX+0), r	(IX+0) ← r	•	•	X	•	X	•	11 011 101	DD	3	5	18	
								01 110 r					
								— d —					
LD (IY+0), r	(IY+0) ← r	•	•	X	•	X	•	11 111 101	FD	3	5	19	
								01 110 r					
								— d —					
LD (HL), n	(HL) ← n	•	•	X	•	X	•	00 110 110	36	2	3	10	
								— n —					
LD (IX+0), n	(IX+0) ← n	•	•	X	•	X	•	11 011 101	DD	4	5	19	
								00 110 110	36				
								— d —					
								— n —					
LD (IY+0), n	(IY+0) ← n	•	•	X	•	X	•	11 111 101	FD	4	5	19	
								00 110 110	36				
								— d —					
								— n —					
LD A, (BC)	A ← (BC)	•	•	X	•	X	•	00 001 010	0A	1	2	7	
LD A, (DE)	A ← (DE)	•	•	X	•	X	•	00 011 010	1A	1	2	7	
LD A, (nn)	A ← (nn)	•	•	X	•	X	•	00 111 010	3A	3	4	13	
								— n —					
								— n —					
LD (BC), A	(BC) ← A	•	•	X	•	X	•	00 000 010	02	1	2	7	
LD (DE), A	(DE) ← A	•	•	X	•	X	•	00 010 010	12	1	2	7	
LD (nn), A	(nn) ← A	•	•	X	•	X	•	00 110 010	32	3	4	13	
								— n —					
								— n —					
LD A, I	A ← I	I	I	X	0	X	FF	0 •	11 101 101	E0	2	2	9
								01 010 111	57				
LD A, R	A ← R	I	I	X	0	X	FF	0 •	11 101 101	E0	2	2	9
								01 011 111	5F				
LD I, A	I ← A	•	•	X	•	X	•	11 101 101	E0	2	2	9	
								01 000 111	47				
LD R, A	R ← A	•	•	X	•	X	•	11 101 101	E0	2	2	9	
								01 001 111	4F				

Notes: r, i means any of the registers A, B, C, D, E, H, L
 IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
 I = flag is affected according to the result of the operation.

16-BIT LOAD GROUP
LD
'PUSH' AND 'POP'

		SOURCE								IMM. EXT.	EXT. ADDR.	NEG. INDIR.
		REGISTER										
		AF	BC	DE	HL	SP	IX	IY				
DESTINATION	REGISTER	AF										F1
		BC							01 n n	ED 48 n		C1
		DE							11 n n	ED 58 n		D1
		HL							21 n n	2A n n		E1
		SP				F9 n n	DD F9 n	FD F8 n				
		IX							DD 21 n	DD 2A n		DD E1
		IY							FD 21 n	FD 2A n		FD E1
		EXT ADDR	(nn)		ED 43 n	ED 53 n	22 n n	ED 73 n	DD 22 n	FD 22 n		
PUSH INSTRUCTIONS	REG IND	(SP)	F5	C5	D5	E5		DD E5	FD E5			

NOTE: The Push & Pop Instructions adjust the SP after every execution

POP INSTRUCTIONS

16-BIT LOAD GROUP

Mnemonic	Symbolic Operation	Flags								Op-Code		No. of Bytes	No. of Cycles	No. of M States	No. of T States	Comments
		S	Z	H	P/V	N	C	78	543	210	Hex					
LD dd, nn	dd ← nn	•	•	X	•	X	•	•	00	dd0	001	3	3	10		dd Pair 00 BC 01 DE 10 HL 11 SP
LD IX, nn	IX ← nn	•	•	X	•	X	•	•	11	011	101	DD	4	4	14	
LD IV, nn	IV ← nn	•	•	X	•	X	•	•	11	111	101	FD	4	4	14	
LD HL, (nn)	H ← (nn+1) L ← (nn)	•	•	X	•	X	•	•	00	101	010	2A	3	5	18	
LD dd, (nn)	ddH ← (nn+1) ddL ← (nn)	•	•	X	•	X	•	•	11	101	101	EO	4	6	20	
LD IX, (nn)	IXH ← (nn+1) IXL ← (nn)	•	•	X	•	X	•	•	11	011	101	DD	4	6	20	
LD IV, (nn)	IVH ← (nn+1) IVL ← (nn)	•	•	X	•	X	•	•	11	111	101	FD	4	6	20	
LD (nn), HL	(nn+1) ← H (nn) ← L	•	•	X	•	X	•	•	00	100	010	22	3	5	16	
LD (nn), dd	(nn+1) ← ddH (nn) ← ddL	•	•	X	•	X	•	•	11	101	101	EO	4	6	20	
LD (nn), IX	(nn+1) ← IXH (nn) ← IXL	•	•	X	•	X	•	•	11	011	101	DD	4	6	20	
LD (nn), IV	(nn+1) ← IVH (nn) ← IVL	•	•	X	•	X	•	•	11	111	101	FD	4	6	20	
LD SP, HL	SP ← HL	•	•	X	•	X	•	•	11	111	001	F9	1	1	6	
LD SP, IX	SP ← IX	•	•	X	•	X	•	•	11	011	101	DD	2	2	10	
LD SP, IV	SP ← IV	•	•	X	•	X	•	•	11	111	101	FD	2	2	10	
PUSH qq	(SP-2) ← qqL (SP-1) ← qqH	•	•	X	•	X	•	•	11	qq0	101	F9	1	3	11	qq Pair 00 BC 01 DE 10 HL 11 AF
PUSH IX	(SP-2) ← IXL (SP-1) ← IXH	•	•	X	•	X	•	•	11	011	101	DD	2	4	15	
PUSH IV	(SP-2) ← IVL (SP-1) ← IVH	•	•	X	•	X	•	•	11	111	101	FD	2	4	15	
POP qq	qqH ← (SP+1) qqL ← (SP)	•	•	X	•	X	•	•	11	qq0	001	F9	1	3	10	
POPIX	IXH ← (SP+1) IXL ← (SP)	•	•	X	•	X	•	•	11	011	101	DD	2	4	14	
POPIV	IVH ← (SP+1) IVL ← (SP)	•	•	X	•	X	•	•	11	111	101	FD	2	4	14	

Notes: dd is any of the register pairs BC, DE, HL, SP
qq is any of the register pairs AF, BC, DE, HL
(PAIR)H, (PAIR)L refer to high order and low order eight bits of the register pair respectively.
e.g. BC_H = C, AF_H = A

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
! = flag is affected according to the result of the operation.

EXCHANGES
'EX' AND 'EXX'

IMPLIED ADDRESSING						
	AF	BC, DE & HL	HL	IX	IX	IX
IMPLIED	AF	DE				
	DE					
	DE					
	HL					
	DE					
REG. INDIR	(SP)					

BLOCK TRANSFER GROUP

DESTINATION		SOURCE	
		REG. INDIR	(HL)
REG. INDIR	(DE)	ED	'LDI' - Load (DE) → (HL)
		A0	Inc HL & DE, Dec BC
		ED	'LDIR' - Load (DE) → (HL)
		00	Inc HL & DE, Dec BC, Repeat until BC = 0
		ED	'LDD' - Load (DE) → (HL)
		AB	Dec HL & DE, Dec BC
		ED	'LDDR' - Load (DE) → (HL)
		00	Dec HL & DE, Dec BC, Repeat until BC = 0

HL points to source
DE points to destination
BC is byte counter

BLOCK SEARCH GROUP

SEARCH LOCATION		REG. INDIR	
		REG. INDIR	(HL)
REG. INDIR	(HL)	ED	'CPI' - Compare (HL) with accumulator
		A1	Inc HL, Dec BC
		ED	'CPIR' - Compare (HL) with accumulator
		B1	Repeat until BC = 0 or find match
		ED	'CPD' - Compare HL & BC
		AB	'CPDR' - Compare HL & BC
		ED	'CPDR' - Compare HL & BC
		00	Repeat until BC = 0 or find match

HL points to location in memory
to be compared with accumulator
contents
BC is byte counter

EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP

Microcode	Symbolic Operation	S	Z	M	P/V	N	C	Op Code	Hex	No. of Bytes	No. of Cycles	No. of T	Comments
EX DE, HL	DE ← HL	•	•	•	•	•	•	11 101 011	E8	1	1	4	
EX AF, AF	AF ← AF	•	•	•	•	•	•	00 001 000	08	1	1	4	
EXX	BC ← BC DE ← DE HL ← HL	•	•	•	•	•	•	11 011 001	09	1	1	4	Register bank and auxiliary register bank exchange
EX (SP), HL	H ← (SP+1) L ← (SP)	•	•	•	•	•	•	11 100 011	E3	1	5	18	
EX (SP), IX	IX _H ← (SP+1) IX _L ← (SP)	•	•	•	•	•	•	11 011 101	D0	2	6	23	
EX (SP), IY	IY _H ← (SP+1) IY _L ← (SP)	•	•	•	•	•	•	11 111 101	F0	2	8	23	
LDI	(DE) ← (HL) DE ← DE+1 HL ← HL+1 BC ← BC-1	•	•	•	•	•	•	11 101 101 10 100 000	E0 AD	2	4	16	Load (HL) into (DE), increment the pointer and decrement the byte counter (BC)
LDIR	(DEI) ← (HL) DE ← DE+1 HL ← HL+1 BC ← BC-1 Repeat until BC = 0	•	•	•	•	•	•	11 101 101 10 110 000	E0 BD	2	5	21	HL BC ≠ 0 HL BC = 0
LDD	(DEI) ← (HL) DE ← DE-1 HL ← HL-1 BC ← BC+1	•	•	•	•	•	•	11 101 101 10 101 000	E0 AB	2	4	18	
LDDR	(DEI) ← (HL) DE ← DE-1 HL ← HL-1 BC ← BC+1 Repeat until BC = 0	•	•	•	•	•	•	11 101 101 10 111 000	E0 BB	2	5	21	HL BC ≠ 0 HL BC = 0
CPI	A ← (HL) HL ← HL+1 BC ← BC-1	1	1	1	1	1	1	11 101 101 10 100 001	E0 A1	2	4	16	
CPIR	A ← (HL) HL ← HL+1 BC ← BC-1 Repeat until A = (HL) or BC = 0	1	1	1	1	1	1	11 101 101 10 110 001	E0 B1	2	5	21	HL BC ≠ 0 and A ≠ (HL) HL BC = 0 or A = (HL)
CPD	A ← (HL) HL ← HL-1 BC ← BC+1	1	1	1	1	1	1	11 101 101 10 101 001	E0 A9	2	4	16	
CPDR	A ← (HL) HL ← HL-1 BC ← BC+1 Repeat until A = (HL) or BC = 0	1	1	1	1	1	1	11 101 101 10 111 001	E0 09	2	5	21	HL BC ≠ 0 and A ≠ (HL) HL BC = 0 or A = (HL)

Notes: 1 P/V flag is 0 if the result at BC = 0, otherwise P/V = 1
2 Z flag is 1 if A = (HL), otherwise Z = 0

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, 1 = flag is affected according to the result of the operation.

8-BIT ARITHMETIC AND LOGIC

SOURCE

	REGISTER ADDRESSING							REG. INDIR.	INDEXED		IMMED.
	A	B	C	D	E	H	L		(HL)	(IX+d)	
'ADD'	87	80	81	82	83	84	85	86	86	86	86
ADD w CARRY 'ADC'	8F	88	89	8A	8B	8C	8D	8E	8E	8E	8E
SUBTRACT 'SUD'	87	80	81	82	83	84	85	86	86	86	86
SUD w CARRY 'SBC'	9F	88	89	8A	8B	8C	8D	8E	8E	8E	8E
'AND'	A7	A0	A1	A2	A3	A4	A5	A6	A6	A6	A6
'XOR'	AF	AB	AB	AB	AB	AC	AD	AE	AE	AE	AE
'OR'	87	80	81	82	83	84	85	86	86	86	86
COMPARE 'CP'	DF	88	88	8A	8B	8C	8D	8E	8E	8E	8E
INCREMENT 'INC'	3C	04	0C	14	1C	24	2C	34	34	34	34
DECREMENT 'DEC'	3D	05	0D	15	1D	25	2D	35	35	35	35

8-BIT ARITHMETIC AND LOGICAL GROUP

Mnemonic	Symbolic Operation	Flags							Op Code			No. of Bytes	No. of M Cycles	Status	Comments
		S	Z	N	P/V	M	C	78	543	210	Hex				
ADD A, r	A ← A + r	1	1	X	1	X	V	0	1	10	0001	1	1	4	r Reg
ADD A, n	A ← A + n	1	1	X	1	X	V	0	1	11	0001 110	2	2	7	000 B 001 C 010 D 011 E 100 H 101 L 111 A
ADD A, (HL)	A ← A+(HL)	1	1	X	1	X	V	0	1	10	0001 110	1	2	7	
ADD A, (IX+d)	A ← A+(IX+d)	1	1	X	1	X	V	0	1	11	011 101	DD	3	5	19
ADD A, (IY+d)	A ← A+(IY+d)	1	1	X	1	X	V	0	1	11	111 101	FD	3	5	18
ADCA, s	A ← A + CY	1	1	X	1	X	V	0	1	00	001				s is any of r, n, (HL), (IX+d), (IY+d) as shown for ADD instruction
SUB, s	A ← A - s	1	1	X	1	X	V	1	1	01	010				The indicated bits replace the 0000 in the ADD set above
SBC, s	A ← A - s CY	1	1	X	1	X	V	1	1	01	011				
AND, s	A ← A & s	1	1	X	1	X	P	0	0	00	100				
OR, s	A ← A s	1	1	X	0	X	P	0	0	00	110				
XOR, s	A ← A ⊕ s	1	1	X	0	X	P	0	0	00	101				
CP, s	A ← A - s	1	1	X	1	X	V	1	1	01	111				
INC, r	r ← r + 1	1	1	X	1	X	V	0	0	00	r 100	1	1	4	
INC (HL)	(HL) ← (HL) + 1	1	1	X	1	X	V	0	0	00	110 100	1	3	11	
INC (IX+d)	(IX+d) ← (IX+d) + 1	1	1	X	1	X	V	0	0	11	011 101	DD	3	6	23
INC (IY+d)	(IY+d) ← (IY+d) + 1	1	1	X	1	X	V	0	0	11	111 101	FD	3	6	23
DEC, s	s ← s - 1	1	1	X	1	X	V	1	1	01	101				s is any of r, (HL), (IX+d), (IY+d) as shown for INC DEC same format and states as INC Replace 1000 with 1001 in DP Code

Notes: The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity. V = 1 means overflow, V = 0 means not overflow, P = 1 means parity of the result is even, P = 0 means parity of the result is odd.

Flag Notation: 0 = flag not affected, 1 = flag reset, X = flag set, V = flag is unknown
1 = flag is affected according to the result of the operation

GENERAL PURPOSE AF OPERATIONS

Decimal Adjust Acc. 'DAA'	27
Complement Acc. 'CPL'	2F
Negate Acc. 'NEG' (2's complement)	E0
Complement Carry Flag 'CCF'	3F
Set Carry Flag 'SCF'	37

MISCELLANEOUS CPU CONTROL

'NDP'	00
'HALT'	70
DISABLE INT 'DI'	F3
ENABLE INT 'EI'	F8
SET INT MODE 0 'IM 0'	ED
SET INT MODE 1 'IM 1'	E0
SET INT MODE 2 'IM 2'	E0

8080A MODE

RESTART TO LOCATION 003BH

INDIRECT CALL USING REGISTER I AND 8 BITS FROM INTERRUPTING DEVICE AS A POINTER

GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

Mnemonic	Symbolic Operation	Flags							Op Code	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
		S	Z	M	P/V	N	C							
0 AA	Converts acc. content into packed BCD following add or subtract with packed BCD operands	1	1	X	1	X	P	*	1 00 100 111	27	1	1	4	Decimal adjust accumulator
CPL	A ← A'	*	*	X	1	X	*	1	00 101 111	2F	1	1	4	Complement accumulator (One's complement)
NEG	A ← A' + 1	1	1	X	1	X	V	1	11 101 101	ED	2	2	8	Negate acc. (two's complement)
CCF	CV ← CV'	*	*	X	X	X	*	0	1 00 111 111	3F	1	1	4	Complement carry flag
SCF	CV ← 1	*	*	X	0	X	*	0	1 00 110 111	37	1	1	4	Set carry flag
NDP	No operation	*	*	X	*	X	*	*	00 000 000	00	1	1	4	
HALT	CPU halted	*	*	X	*	X	*	*	01 110 110	76	1	1	4	
DI	IFF ← 0	*	*	X	*	X	*	*	11 110 011	F3	1	1	4	
EI	IFF ← 1	*	*	X	*	X	*	*	11 111 011	F8	1	1	4	
IM 0	Set interrupt mode 0	*	*	X	*	X	*	*	11 101 101	ED	2	2	8	
IM 1	Set interrupt mode 1	*	*	X	*	X	*	*	11 101 101	ED	2	2	8	
IM 2	Set interrupt mode 2	*	*	X	*	X	*	*	11 101 101	ED	2	2	8	

Notes: IFF indicates the interrupt enable flip-flop

CV indicates the carry flip-flop

Flag Notation: * = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

! = flag is affected according to the result of the operation

⊙ = interrupts are not sampled at the end of E1 or D1

16-BIT ARITHMETIC

SOURCE

DESTINATION

		BC	DE	HL	SP	IX	IY
'ADD'	HL	08	18	28	38		
	IX	00	08	10	20	30	
	IY	00	08	10	20	30	40
ADD WITH CARRY AND SET FLAGS 'ADC'	HL	0A	1A	2A	3A		
SUB WITH CARRY AND SET FLAGS 'SBC'	HL	0A	1A	2A	3A		
INCREMENT 'INC'		03	13	23	33	00	10
DECREMENT 'DEC'		0B	1B	2B	3B	00	10

16-BIT ARITHMETIC GROUP

Mnemonic	Symbolic Operation	S	Z	H	P/V	M	C	Dp Code	Hex	Bytes	Cycles	Status	Comments
ADD HL, ss	HL ← HL + ss	•	•	X	X	X	•	0 1 00 ss1 001		1	3	11	ss Reg
ADC HL, ss	HL ← HL + ss + CY	1	1	X	X	X	V	0 1 11 101 101 01 ss1 010	ED	2	4	15	00 BC 01 DE 10 HL 11 SP
SBC HL, ss	HL ← HL - ss	1	1	X	X	X	V	1 1 11 101 101 01 ss0 010	ED	2	4	15	
ADD IX, pp	IX ← IX + pp	•	•	X	X	X	•	0 1 11 011 101 00 pp1 001	DD	2	4	15	pp Reg 00 BC 01 DE 10 IX 11 SP
ADD IY, rr	IY ← IY + rr	•	•	X	X	X	•	0 1 11 111 101 00 rr1 001	FD	2	4	15	rr Reg 00 BC 01 DE 10 IY 11 SP
INC ss	ss ← ss + 1	•	•	X	•	X	•	• 00 ss0 011		1	1	6	
INC IX	IX ← IX + 1	•	•	X	•	X	•	• 11 011 101 00 100 011	DD	2	2	10	
INC IY	IY ← IY + 1	•	•	X	•	X	•	• 11 111 101 00 100 011	FD	2	2	10	
DEC ss	ss ← ss - 1	•	•	X	•	X	•	• 00 ss1 011		1	1	8	
DEC IX	IX ← IX - 1	•	•	X	•	X	•	• 11 011 101 00 101 011	DD	2	2	10	
DEC IY	IY ← IY - 1	•	•	X	•	X	•	• 11 111 101 00 101 011	FD	2	2	10	

Notes ss is any of the register pairs BC, DE, HL, SP

pp is any of the register pairs BC, DE, IX, SP

rr is any of the register pairs BC, DE, IY, SP



Flag Notation: • = Flag not affected, 0 = Flag reset, 1 = Flag set, X = Flag is unknown.

1 = Flag is affected according to the result of the operation.

ROTATES AND SHIFTS

Source and Destinations															
	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
'RLC'	C0 07	C8 00	C0 01	C0 02	C0 03	C0 04	C0 05	C0 06	C0 07	C0 08	C0 09	C0 0A	C0 0B	C0 0C	C0 0D
'RRC'	C0 0F	C0 08	C0 09	C0 0A	C0 0B	C0 0C	C0 0D	C0 0E	C0 0F	C0 00	C0 01	C0 02	C0 03	C0 04	C0 05
'RL'	C0 17	C0 18	C0 19	C0 1A	C0 1B	C0 1C	C0 1D	C0 1E	C0 1F	C0 00	C0 01	C0 02	C0 03	C0 04	C0 05
'RR'	C0 1F	C0 18	C0 19	C0 1A	C0 1B	C0 1C	C0 1D	C0 1E	C0 1F	C0 00	C0 01	C0 02	C0 03	C0 04	C0 05
'SLA'	C0 27	C0 28	C0 29	C0 2A	C0 2B	C0 2C	C0 2D	C0 2E	C0 2F	C0 00	C0 01	C0 02	C0 03	C0 04	C0 05
'SRA'	C0 2F	C0 28	C0 29	C0 2A	C0 2B	C0 2C	C0 2D	C0 2E	C0 2F	C0 00	C0 01	C0 02	C0 03	C0 04	C0 05
'SRL'	C0 3F	C0 38	C0 39	C0 3A	C0 3B	C0 3C	C0 3D	C0 3E	C0 3F	C0 00	C0 01	C0 02	C0 03	C0 04	C0 05
'RLB'										E8 0F					
'RRB'										E8 07					

TYPE
OF
ROTATE
OR
SHIFT



ROTATE AND SHIFT GROUP

Mnemonic	Symbolic Operation	Flags								Dp-Code			Real Bytes	Real Cycles	Real Status	Comments
		S	Z	H	V	A	C	7B	543	218	Hex	Bytes	Cycles	Status		
RLCA		•	•	X	D	X	•	0	1	00 000 111	07	1	1	4	Rotate left circular accumulator	
RLA		•	•	X	D	X	•	0	1	00 018 111	17	1	1	4	Rotate left accumulator	
RRCA		•	•	X	D	X	•	0	1	00 001 111	DF	1	1	4	Rotate right circular accumulator	
RRA		•	•	X	D	X	•	0	1	00 011 111	1F	1	1	4	Rotate right accumulator	
RLC r		1	1	X	D	X	P	0	1	11 001 011 00 000 r	C0	2	2	8	Rotate left circular register r	
RLC (HL)		1	1	X	D	X	P	0	1	11 001 011 00 000 110	C0	2	4	15	r Reg. 000 0 001 C 010 D 011 E 100 H 101 L 111 A	
RLC (IX+d)		1	1	X	D	X	P	0	1	11 011 101 11 001 011 - d - 00 000 110	80	4	8	23		
RLC (IY+d)		1	1	X	D	X	P	0	1	11 111 101 11 001 011 - d - 00 000 110	F0	4	6	23		
RL s		1	1	X	D	X	P	0	1	00 000 110 010					Instruction format and states are as shown for RLC's. To form new Dp-Code replace 0000 of RLC's with shown code	
RRC s		1	1	X	D	X	P	0	1	001						
RR s		1	1	X	D	X	P	0	1	011						
SLA s		1	1	X	D	X	P	0	1	100						
SRA s		1	1	X	D	X	P	0	1	101						
SRL s		1	1	X	D	X	P	0	1	111						
RLB		1	1	X	D	X	P	0	•	11 101 101 01 101 111	ED 6F	2	5	10	Rotate eight left and right between the accumulator and location (HL). The content of the upper half of the accumulator is unaffected	
RRB		1	1	X	D	X	P	0	•	11 101 101 01 100 111	ED 07	2	5	10		

Flag Notation: • = flag not affected, D = flag reset, 1 = flag set, X = flag is unknown, † = flag is affected according to the result of the operation.

BIT MANIPULATION GROUP

BIT	REGISTER ADDRESSING								REG. INDIR.	INDEXED
	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
TEST 'BIT'	0	C0	C8	C0	C8	C0	C8	C0	DD	FD
	1	47	40	41	42	43	44	45	46	47
	2	C0	C8	C0	C8	C0	C8	C0	48	49
	3	4F	40	40	4A	4B	4C	4D	4E	4F
	4	C0	C0	C8	C0	C8	C0	C8	4C	4E
	5	57	50	51	52	53	54	55	56	57
	6	C0	C8	C0	C8	C0	C8	C0	58	59
	7	5F	50	59	5A	5B	5C	5D	5E	5F
RESET 'BIT'	0	C0	C8	C0	C8	C0	C8	C0	5E	5F
	1	67	60	61	62	63	64	65	66	67
	2	C0	C0	C8	C0	C8	C0	C8	68	69
	3	6F	60	69	6A	6B	6C	6D	6E	6F
	4	C0	C8	C0	C8	C0	C8	C0	6E	6F
	5	77	70	71	72	73	74	75	76	77
	6	C0	C8	C0	C8	C0	C8	C0	70	71
	7	7F	70	79	7A	7B	7C	7D	7E	7F
SET BIT 'SET'	0	C0	C8	C0	C8	C0	C8	C0	7E	7F
	1	87	80	81	82	83	84	85	86	87
	2	C0	C8	C0	C8	C0	C8	C0	88	89
	3	8F	80	89	8A	8B	8C	8D	8E	8F
	4	C0	C8	C0	C8	C0	C8	C0	8E	8F
	5	97	90	91	92	93	94	95	96	97
	6	C0	C8	C0	C8	C0	C8	C0	98	99
	7	9F	90	99	9A	9B	9C	9D	9E	9F
SET BIT 'SET'	0	C0	C8	C0	C8	C0	C8	C0	9E	9F
	1	AF	A0	A1	A2	A3	A4	A5	A6	AF
	2	C0	C8	C0	C8	C0	C8	C0	9F	00
	3	AF	A0	A9	AA	AB	AC	AD	AE	AF
	4	C0	C8	C0	C8	C0	C8	C0	00	01
	5	BF	B0	B1	B2	B3	B4	B5	B6	BF
	6	C0	C8	C0	C8	C0	C8	C0	01	02
	7	BF	B0	B9	BA	BB	BC	BD	BE	BF
SET BIT 'SET'	0	C0	C8	C0	C8	C0	C8	C0	0E	0F
	1	C7	C0	C1	C2	C3	C4	C5	C6	C7
	2	C0	C8	C0	C8	C0	C8	C0	0F	10
	3	CF	C0	CA	CB	CC	CD	CE	CF	D0
	4	C0	C8	C0	C8	C0	C8	C0	10	11
	5	D7	D0	D1	D2	D3	D4	D5	D6	D7
	6	C0	C8	C0	C8	C0	C8	C0	11	12
	7	DF	D0	DA	DB	DC	DD	DE	DF	E0
SET BIT 'SET'	0	C0	C8	C0	C8	C0	C8	C0	12	13
	1	E7	E0	E1	E2	E3	E4	E5	E6	E7
	2	C0	C8	C0	C8	C0	C8	C0	13	14
	3	EF	E0	EA	EB	EC	ED	EE	EF	F0
	4	C0	C8	C0	C8	C0	C8	C0	14	15
	5	F7	F0	F1	F2	F3	F4	F5	F6	F7
	6	C0	C8	C0	C8	C0	C8	C0	15	16
	7	FF	F0	FA	FB	FC	FD	FE	FF	00

BIT SET, RESET AND TEST GROUP

Monemonic	Symbolic Operation	Flags						Dp Code	No. of Bytes	No. of M Cycles	No. of States	Comments	
		S	Z	M	P/V	N	C	76 543 210	Hex				
BIT b, r	Z ← I _b	X	1	X	1	X	X	0	11 001 011	CB	2	8	000 B
									01 b 1				001 C
BIT b, (HL)	Z ← (HL) _b	X	1	X	1	X	X	0	11 001 011	CB	2	12	010 D
									01 b 110				011 E
BIT b, (IX+d) _b	Z ← (IX+d) _b	X	1	X	1	X	X	0	11 011 101	DD	4	20	100 H
									11 001 011	CB	2		101 L
									- d -				111 A
									01 b 110				b
BIT b, (IY+d) _b	Z ← (IY+d) _b	X	1	X	1	X	X	0	11 111 101	FD	4	28	000 0
									11 001 011	CB	2		001 1
									- d -				010 2
									01 b 110				011 3
													100 4
													101 5
													110 6
													111 7
SET b, r	b ← 1	•	•	X	•	X	•	•	11 001 011	CB	2	8	
									111 b 1				
SET b, (HL)	(HL) _b ← 1	•	•	X	•	X	•	•	11 001 011	CB	2	15	
									111 b 110				
SET b, (IX+d)	(IX+d) _b ← 1	•	•	X	•	X	•	•	11 011 101	DD	4	23	
									11 001 011	CB	2		
									- d -				
									111 b 110				
SET b, (IY+d)	(IY+d) _b ← 1	•	•	X	•	X	•	•	11 111 101	FD	4	23	
									11 001 011	CB	2		
									- d -				
									111 b 110				
RES b, r	b ← 0	•	•	X	•	X	•	•	110				
	b ← r, (HL), (IX+d), (IY+d)	•	•	X	•	X	•	•	110				

To form new Op Codes replace 111 of SET b, s with 110. Flags and time states for SET instruction

Notes: The notation b_b indicates bit b (0 to 7) or location s.

Flag Notation: • = Flag not effected, 0 = Flag reset, 1 = Flag set, X = Flag is unknown, | = Flag is effected according to the result of the operation.

To form new Dp Codes replace [1] of SET b, r with [0]. Flags and time states for SET instruction

CALL AND RETURN GROUP

CONDITION

			UN- COND.	CARRY	NOR CARRY	ZERO	NOR ZERO	PARITY EVEN	PARITY ODD	SIGN REG.	SIGN POS.	REG. B / B
'CALL'	IMMED. EXT.	no	C0 R R	D0 R R	O0 R R	C0 R R	D0 R R	E0 R R	E4 R R	F0 R R	F4 R R	
RETURN 'RET'	REGISTER INDIR.	(SP) (SP+1)	C0	D0	O0	C0	D0	E0	E4	F0	F4	
RETURN FROM INT 'RETI'	REGISTER INDIR.	(SP) (SP+1)	E0 40									
RETURN FROM NOR MASKABLE INT 'RETN'	REGISTER INDIR.	(SP) (SP+1)	E0 45									

NOTE - CERTAIN
FLAGS HAVE MORE
THAN ONE PURPOSE.
REFER TO Z80 CPU
TECHNICAL MANUAL
FOR DETAILS.

RESTART GROUP

		OP CODE	
C A L L	0000 _H	C7	'RST 0'
	0008 _H	CF	'RST 8'
	0010 _H	D7	'RST 18'
	0018 _H	DF	'RST 24'
	0020 _H	E7	'RST 32'
	0028 _H	EF	'RST 40'
	0030 _H	F7	'RST 48'
	0038 _H	FF	'RST 56'

CALL AND RETURN GROUP

Mnemonic	Symbolic Operation	Flags						Op-Code			Re. of Bytes	Re. of M Cycles	Re. of T States	Comments
		S	Z	N	P/V	N	C	76	543	210				
CALL nn	(SP-1) - PC _H (SP-2) - PC _L PC ← nn	•	•	X	•	X	•	•	11	001 101	C0	3	5	17
CALL cc, nn	If condition cc is false continue, otherwise same as CALL nn	•	•	X	•	X	•	•	•	11 cc 100		3	3	10
										- n -				
										- n -		3	5	17
RET	PC _L ← (SP) PC _H ← (SP+1)	•	•	X	•	X	•	•	•	11 001 001	C0	1	3	10
RET cc	If condition cc is false continue, otherwise same as RET	•	•	X	•	X	•	•	•	11 cc 000		1	1	5
												1	3	11
RETI	Return from interrupt	•	•	X	•	X	•	•	•	11 101 101	E0	2	4	14
RETI ¹	Return from non maskable interrupt	•	•	X	•	X	•	•	•	01 001 101	40			
										11 101 101	E0	2	4	14
RST p	(SP-1) - PC _H (SP-2) - PC _L PC _H ← 0 PC _L ← p	•	•	X	•	X	•	•	•	11 p 111		1	3	11

¹ RETN loads IFF₂ ← IFF₁

Flag Rotation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,
‡ = flag is affected according to the result of the operation.

INPUT AND OUTPUT GROUP

Flag Notation • = flag not effected, 0 = flag reset, 1 = flag set, X = flag is unknown, ! = flag is effected according to the result of the operation.

Mnemonic	Syndrome Operation	Flags					Dp-Code			No of Bytes	No of M. Cycles	No of T. States	Comments	
		S	Z	N	H	P/V	N	C	76 543 210	Hex				
IN A, (n)	A ← (n)	•	•	X	•	X	•	•	11 011 011 - n -	0B	2	3	11 n to Ag ~ A7 Acc to Ag ~ A15	
IN r, (C)	r ← (C) (r = 110 only if the flags will be affected)	•	1	1	X	1	X	P	0	• 11 101 101 01 1 000	ED	2	3	12 C to Ag ~ A7 0 to Ag ~ A15
INI	(HL) ← (C) B ← B 1 HL ← HL + 1	X	1	1	X	X	X	X	1	• 11 101 101 10 100 010	ED A2	2	4	16 C to Ag ~ A7 B to Ag ~ A15
INIR	(HL) ← (C) B ← B 1 HL ← HL + 1 Repeat until B = 0	X	1	1	X	X	X	X	1	• 11 101 101 10 110 010	ED B2	2	5 (11 B ≠ 0) 4	21 16 C to Ag ~ A7 B to Ag ~ A15
IND	(HL) ← (C) B ← B 1 HL ← HL 1	X	1	1	X	X	X	X	1	• 11 101 101 10 101 010	ED AA	2	4	16 C to Ag ~ A7 B to Ag ~ A15
INDR	(HL) ← (C) B ← B 1 HL ← HL 1 Repeat until B = 0	X	1	1	X	X	X	X	1	• 11 101 101 10 111 010	ED BA	2	5 (11 B ≠ 0) 4	21 16 C to Ag ~ A7 B to Ag ~ A15
OUT (n), A	(n) ← A	•	•	X	•	X	•	•	• 11 010 011 - n -	03	2	3	11 n to Ag ~ A7 Acc to Ag ~ A15	
OUT (C), r	(C) ← r	•	•	X	•	X	•	•	• 11 101 101 01 1 001	ED	2	3	12 C to Ag ~ A7 B to Ag ~ A15	
OUTI	(C) ← (HL) B ← B 1 HL ← HL + 1	X	1	1	X	X	X	X	1	• 11 101 101 10 100 011	ED A3	2	4	18 C to Ag ~ A7 B to Ag ~ A15
OTIR	(C) ← (HL) B ← B 1 HL ← HL + 1 Repeat until B = 0	X	1	1	X	X	X	X	1	• 11 101 101 10 110 011	ED B3	2	5 (11 B ≠ 0) 4	21 16 C to Ag ~ A7 B to Ag ~ A15
OUTD	(C) ← (HL) B ← B 1 HL ← HL 1	X	1	1	X	X	X	X	1	• 11 101 101 10 101 011	ED AB	2	4	16 C to Ag ~ A7 B to Ag ~ A15
OTOR	(C) ← (HL) B ← B 1 HL ← HL 1 Repeat until B = 0	X	1	1	X	X	X	X	1	• 11 101 101 10 111 011	ED B0	2	5 (11 B ≠ 0) 4	21 16 C to Ag ~ A7 B to Ag ~ A15

MASKABLE (INT)

Mode 0


Place instruction onto Data Bus during $\overline{INTA} = \overline{M1} = \overline{IOR\#}$ like 8080A

Mode 1

Restart to 3BH or 56H on 56H IST 56H

Mode 2

Used by Z80 Peripherals



NON MASKABLE (NMI)

Restart to 66H or 102H

INTERRUPT ENABLE/DISABLE FLIP FLOPS

Action	IFF ₁	IFF ₂
CPU Reset	0	0
01	0	0
EI	1	1
LD A, I	•	•
LD A, R	•	•
Accept NMI	0	•
RETN	IFF ₂	•
Accept INT	0	0
RETI	•	•

IFF₂ = Parity flagIFF₂ = Parity flagIFF₂ = IFF₁

• = indicates no change

PIO PROGRAMMING SUMMARY

REGISTER SELECTION

SELECT LINES		REGISTER SELECTED
C/D	B/A	
0	0	A Data
0	1	B Data
1	0	A Control
1	1	B Control

LOAD INTERRUPT VECTOR

D7							00
V7	V6	V5	V4	V3	V2	V1	0

Control Register

SET OPERATING MODE

D7							00
M1	M0	X	X	1	1	1	1

Control Register

Mode Number	M1	M0	Mode
0	0	0	Output
1	0	1	Input
2	1	0	Bi-directional
3	1	1	Bit Control

If Mode 3 selected, the next control word to the PIO is

D7							00
I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀

Control Register

I/O = 1 Sets bit to Input

I/O = 0 Sets bit to Output

SET INTERRUPT CONTROL

D7							00
Int Enable	AND/DR	High/Low	Mask Follows	0	1	1	1

Control Register

In Mode 3 if Mask follows = 1, the next control word to the PIO is

D7							00
MB ₇	MB ₆	MB ₅	MB ₄	MB ₃	MB ₂	MB ₁	MB ₀

Control Register

MB = 0 Monitor the bit

MB = 1 Mask the bit

ENABLE/DISABLE INTERRUPTS

D7							00
Int Enable	X	X	X	0	0	1	1

Control Register

CTC PROGRAMMING SUMMARY

REGISTER SELECTION

SELECT LINES		CHANNEL SELECTED	PRIORITY
CS ₁	CS ₀		
0	0	0	Highest
0	1	1	
* 1	0	2	
1	1	3	Lowest

READ = DOWN COUNTER

WRITE = CONTROL REGISTER

LOAD INTERRUPT VECTOR

CS₀ = CS₁ = 0

07								00
V ₇	V ₆	V ₅	V ₄	V ₃	X	X		0

Control Register

XX is the binary equivalent of interrupting channel number

SET OPERATING MODE

07								00
Interrupt Enable	Mode	Range	Slope	Trigger	Load Time Constant	Reset		1
		Timer Mode only						
		Counter/Timer	256/16	+/-	0x/0H			

Control Register

If Load Time Constant = 1 the next control word is the Time Constant:

07								00
TC ₇	TC ₆	TC ₅	TC ₄	TC ₃	TC ₂	TC ₁	TC ₀	

CTC Channel interrupts when 01H is decremented to 00H

Time Content Decimal counts to interrupt

01H	1
"	"
"	"
FFH	255
00H	256

SIO PROGRAMMING SUMMARY

CHANNEL SELECTION

C/D	B/A	FUNCTION
0	0	Channel A Data
0	1	Channel B Data
1	0	Channel A Commands/Status
1	1	Channel B Commands/Status

READ REGISTERS

READ REGISTER 0

07	06	05	04	03	02	01	00

R = CHARACTER AVAILABLE
INT PENDING
Tx BUFFER EMPTY
DCD
SYNC/HUNT
CTS
SENDING CRC/SYNS
BREAK/ABORT

READ REGISTER 2*

07	06	05	04	03	02	01	00

INTERRUPT VECTOR

*Can Only Be Read By Channel B


READ REGISTER 1

07	06	05	04	03	02	01	00

ALL SENT
1 FIELD BITS IN PREVIOUS BYTE
1 FIELD BITS IN SECOND PREVIOUS BYTE
PARITY ERROR
Rx OVERRRUN ERROR
CRC/FRAMING ERROR
END OF FRAME (SDLC)

*RESIDUE DATA


WRITE REGISTER 0




WRITE REGISTER 2*




*Can Only Be Written By Channel B

WRITE REGISTER 1

WRITE REGISTER 3




WRITE REGISTER 4




WRITE REGISTER 6



WRITE REGISTER 5



WRITE REGISTER 7



STATUS AFFECTS VECTOR (D2) (FROM WRITE REG 1)

If this mode is selected, the vector returned from an interrupt acknowledge cycle will be variable according to the following:

	V ₃	V ₂	V ₁	
Ch B	0	0	0	Ch B Transmit Buffer Empty
	0	0	1	Ch B External/Status Change
	0	1	0	Ch B Receive Character Available
	0	1	1	Ch B Special Receive Condition
Ch A	1	0	0	Ch A Transmit Buffer Empty
	1	0	1	Ch A External/Status Change
	1	1	0	Ch A Receive Character Available
	1	1	1	Ch A Special Receive Condition

If this bit is 0, the fixed vector programmed in the vector register is returned